## Single Digitally-Controlled (XDCP ${ }^{\text {TM }}$ ) Potentiometer

## FEATURES

- 256 Resistor Taps
- SPI Serial Interface for write, read, and transfer operations of the potentiometer
- Wiper Resistance, $100 \Omega$ typical @ $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
- 16 Nonvolatile Data Registers
- Nonvolatile Storage of Multiple Wiper Positions
- Power-on Recall. Loads Saved Wiper Position on Power-up.
- Standby Current < $3 \mu \mathrm{~A}$ Max
- $\mathrm{V}_{\mathrm{CC}}$ : 2.7V to 5.5V Operation
- $50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ versions of End to End Resistance
- 100 yr. Data Retention
- Endurance: 100,000 Data Changes per Bit per Register
- 14-Lead TSSOP
- Low Power CMOS
- Pb-Free Plus Anneal Available (RoHS Compliant)


## DESCRIPTION

The X9271 integrates a single digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit.

The digital controlled potentiometer is implemented using 255 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the SPI bus interface. The potentiometer has associated with it a volatile Wiper Counter Register (WCR) and a four nonvolatile Data Registers that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array though the switches. Powerup recalls the contents of the default data register (DRO) to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

## FUNCTIONAL DIAGRAM



## Ordering Information

| PART NUMBER | PART MARKING | $\mathrm{V}_{\mathrm{CC}}$ LIMITS <br> (V) | POTENTIOMETER ORGANIZATION (k $\Omega$ ) | TEMPERATURE RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X9271UV14* | X9271UV | $5 \pm 10 \%$ | 50 | 0 to +70 | 14 Ld TSSOP (4.4mm) |
| X9271UV14** | X9271UV I |  |  | -40 to 85 | 14 Ld TSSOP (4.4mm) |
| X9271UV14IZ* (Note) | X9271UV ZI |  |  | -40 to 85 | 14 Ld TSSOP (4.4mm) (Pb-free) |
| X9271UV14Z* (Note) | X9271UV Z |  |  | 0 to +70 | 14 Ld TSSOP (4.4mm) (Pb-free) |
| X9271TV14* | X9271TV |  | 100 | 0 to +70 | 14 Ld TSSOP (4.4mm) |
| X9271TV14I* | X9271TV I |  |  | -40 to 85 | 14 Ld TSSOP (4.4mm) |
| X9271TV14IZ* (Note) | X9271TV ZI |  |  | -40 to 85 | 14 Ld TSSOP (4.4mm) (Pb-free) |
| X9271TV14Z* (Note) | X9271TV Z |  |  | 0 to +70 | 14 Ld TSSOP (4.4mm) (Pb-free) |
| X9271UV14-2.7* | X9271UV F | 2.7 to 5.5 | 50 | 0 to +70 | 14 Ld TSSOP (4.4mm) |
| X9271UV14I-2.7* | X9271UV G |  |  | -40 to 85 | 14 Ld TSSOP (4.4mm) |
| X9271UV14IZ-2.7* (Note) | X9271UV ZF |  |  | -40 to 85 | 14 Ld TSSOP (4.4mm) (Pb-free) |
| X9271UV14Z-2.7* (Note) | X9271UV ZF |  |  | 0 to +70 | 14 Ld TSSOP (4.4mm) (Pb-free) |
| X9271TV14-2.7* | X9271TV F |  | 100 | 0 to +70 | 14 Ld TSSOP (4.4mm) |
| X9271TV14I-2.7* | X9271TV G |  |  | -40 to 85 | 14 Ld TSSOP (4.4mm) |
| X9271TV14IZ-2.7* (Note) | X9271TV ZG |  |  | -40 to 85 | 14 Ld TSSOP (4.4mm) (Pb-free) |
| X9271TV14Z-2.7* (Note) | X9271TV ZF |  |  | 0 to +70 | 14 Ld TSSOP (4.4mm) (Pb-free) |

*Add "T1" suffix for tape and reel.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## DETAILED FUNCTIONAL DIAGRAM



## CIRCUIT LEVEL APPLICATIONS

- Vary the gain of a voltage amplifier
- Provide programmable dc reference voltages for comparators and detectors
- Control the volume in audio circuits
- Trim out the offset voltage error in a voltage amplifier circuit
- Set the output voltage of a voltage regulator
- Trim the resistance in Wheatstone bridge circuits
- Control the gain, characteristic frequency and Q-factor in filter circuits
- Set the scale factor and zero point in sensor signal conditioning circuits
- Vary the frequency and duty cycle of timer ICs
- Vary the dc biasing of a pin diode attenuator in RF circuits
- Provide a control variable (I, V, or R) in feedback circuits


## SYSTEM LEVEL APPLICATIONS

- Adjust the contrast in LCD displays
- Control the power level of LED transmitters in communication systems
- Set and regulate the DC biasing point in an RF power amplifier in wireless systems
- Control the gain in audio and home entertainment systems
- Provide the variable DC bias for tuners in RF wireless systems
- Set the operating points in temperature control systems
- Control the operating point for sensors in industrial systems
- Trim offset and gain errors in artificial intelligent systems


## PIN CONFIGURATION



## PIN ASSIGNMENTS

| TSSOP | Symbol |  |
| :---: | :---: | :--- |
| 1 | SO | Serial Data Output. |
| 2 | A 0 | Device Address. |
| 3 | NC | No Connect. |
| 4 | $\overline{\mathrm{CS}}$ | Chip Select. |
| 5 | SCK | Serial Clock. |
| 6 | SI | Serial Data Input. |
| 7 | $\mathrm{~V}_{\mathrm{SS}}$ | System Ground. |
| 8 | $\overline{\mathrm{WP}}$ | Hardware Write Protect. |
| 9 | A 1 | Device Address. |
| 10 | $\overline{\mathrm{HOLD}}$ | Device select. Pause the serial bus. |
| 11 | $\mathrm{R}_{\mathrm{W}}$ | Wiper Terminal of the Potentiometer. |
| 12 | $\mathrm{R}_{\mathrm{H}}$ | High Terminal of the Potentiometer. |
| 13 | $\mathrm{R}_{\mathrm{L}}$ | Low Terminal of the Potentiometer. |
| 14 | $\mathrm{~V}_{\mathrm{CC}}$ | System Supply Voltage. |

## PIN DESCRIPTIONS

## Bus Interface Pins

## SERIAL OUTPUT (SO)

SO is a serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

## SERIAL INPUT

SI is the serial data input pin. All opcodes, byte addresses and data to be written to the pots and pot registers are input on this pin. Data is latched by the rising edge of the serial clock.

## SERIAL CLOCK (SCK)

The SCK input is used to clock data into and out of the X9271.

HOLD (HOLD)
$\overline{\text { HOLD }}$ is used in conjunction with the $\overline{\mathrm{CS}}$ pin to select the device. Once the part is selected and a serial sequence is underway, HOLD may be used to pause the serial communication with the controller without resetting the serial sequence. To pause, HOLD must be brought LOW while SCK is LOW. To resume communication, HOLD is brought HIGH, again while SCK is LOW. If the pause feature is not used, HOLD should be held HIGH at all times. CMOS level input.

## DEVICE ADDRESS (A1 - A0)

The address inputs are used to set the the 8 -bit slave address. A match in the slave address serial data stream must be made with the address input in order to initiate communication with the X9271.

## CHIP SELECT (CS)

When $\overline{\mathrm{CS}}$ is HIGH, the X9271 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state. $\overline{\mathrm{CS}}$ LOW enables the X9271, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on $\overline{\mathrm{CS}}$ is required prior to the start of any operation.

## Potentiometer Pins

## $\mathbf{R}_{\mathbf{H}}, \mathbf{R}_{\mathrm{L}}$

The $R_{H}$ and $R_{L}$ pins are equivalent to the terminal connections on a mechanical potentiometer.

## $R_{W}$

The wiper pin are equivalent to the wiper terminal of a mechanical potentiometer.

## Supply Pins

## SYSTEM SUPPLY VOLTAGE ( $\mathrm{V}_{\mathrm{CC}}$ ) AND SUPPLY GROUND ( $\mathrm{V}_{\mathrm{SS}}$ )

The $\mathrm{V}_{\mathrm{CC}}$ pin is the system supply voltage. The $\mathrm{V}_{\mathrm{SS}}$ pin is the system ground.

## Other Pins

## HARDWARE Write Protect Input (WP)

The $\overline{\mathrm{WP}}$ pin when LOW prevents nonvolatile writes to the Data Registers.

## No Connect.

No connect pins should be left floating. This pins are used for Intersil manufacturing and testing purposes.

## PRINCIPLES OF OPERATION

## Device Description

## SERIAL INTERFACE

The X9271 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked in on the rising SCK. $\overline{\mathrm{CS}}$ must be LOW and the HOLD and WP pins must be HIGH during the entire operation.
The SO and SI pins can be connected together, since they have three state outputs. This can help to reduce system pin count.

## ARRAY DESCRIPTION

The X9271 is comprised of a resistor array (See Figure 1). The array contains the equivalent of 255 discrete resistive segments that are connected in
series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $R_{H}$ and $R_{L}$ inputs).

At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper ( $\mathrm{R}_{\mathrm{W}}$ ) output. Within each individual array only one switch may be turned on at a time.

These switches are controlled by a Wiper Counter Register (WCR). The 8-bits of the WCR (WCR[7:0]) are decoded to select, and enable, one of 256 switches (See Table 1).

## POWER-UP AND DOWN RECOMMENDATIONS.

There are no restrictions on the power-up or powerdown conditions of $\mathrm{V}_{\mathrm{CC}}$ and the voltages applied to the potentiometer pins provided that $\mathrm{V}_{\mathrm{CC}}$ is always more positive than or equal to $\mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{L}}$, and $\mathrm{V}_{\mathrm{W}}$, i.e., $\mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{L}}, \mathrm{V}_{\mathrm{W}}$. The $\mathrm{V}_{\mathrm{CC}}$ ramp rate specification is always in effect.

Figure 1. Detailed Potentiometer Block Diagram


## DEVICE DESCRIPTION

## Wiper Counter Register (WCR)

The X9271 contains a Wiper Counter Register for the DCP potentiometer. The Wiper Counter Register can be envisioned as a 8 -bit parallel and serial load counter with its outputs decoded to select one of 256 switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the Write Wiper Counter Register instruction (serial load); it may be written indirectly by transferring the contents of one of four associated data registers via the XFR Data Register instruction (parallel load); it can be modified one step at a time by the Increment/ Decrement instruction. Finally, it is loaded with the contents of its Data Register zero (DRO) upon power-up.

The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9271 is powereddown. Although the register is automatically loaded with the value in DRO upon power-up, this may be different from the value present at power-down. Power-up guidelines are recommended to ensure proper loadings of the R0 value into the WCR. The DRO value of Bank 0 is the default value.

## Data Registers (DR3-DRO)

The potentiometer has four 8 -bit nonvolatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the associated Wiper Counter Register. All operations changing data in one of the Data Registers is a nonvolatile operation and will take a maximum of 10 ms .

If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data.

Bits [7:0] are used to store one of the 256 wiper positions or data ( $0 \sim 255$ ).

## Status Register (SR)

This 1-bit Status Register is used to store the system status.

WIP: Write In Progress status bit, read only.

- When WIP=1, indicates that high-voltage write cycle is in progress.
- When WIP=0, indicates that no high-voltage write cycle is in progress

Table 1. Wiper counter Register, WCR (8-bit), WCR[7:0]: Used to store the current wiper position (Volatile, V).

| WCR7 | WCR6 | WCR5 | WCR4 | WCR3 | WCR2 | WCR1 | WCR0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V <br> $(\mathrm{MSB})$ | V | V | V | V | V | V | V |
|  |  |  |  |  |  |  | (LSB) |

Table 2. Data Register, DR (8-bit), DR[7:0]: Used to store wiper positions or data (Nonvolatile, NV).

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NV | NV | NV | NV | NV | NV | NV | NV |
| MSB |  |  |  |  |  | LSB |  |

Table 3. Status Register, SR (WIP is 1-bit)
WIP
(LSB)

## DEVICE DESCRIPTION

## Instructions

## IDENTIFICATION BYTE (ID AND A)

The first byte sent to the X9271 from the host, following a CS going HIGH to LOW, is called the Identification byte. The most significant four bits of the slave address are a device type identifier. The ID[3:0] bits is the device id for the X9271; this is fixed as 0101[B] (refer to Table 4).

The A1 - A0 bits in the ID byte is the internal slave address. The physical device address is defined by the state of the A1-A0 input pins. The slave address is externally specified by the user. The X9271 compares the serial data stream with the address input state; a successful compare of both address bits is required for the X9271 to successfully continue the command sequence. Only the device which slave address matches the incoming device address sent by the master executes the instruction. The A1-A0 inputs can be actively driven by CMOS input signals or tied to $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$.

## INSTRUCTION BYTE (I[3:0])

The next byte sent to the X9271 contains the instruction and register pointer information. The three most significant bits are used provide the instruction opcode (I[3:0]). The RB and RA bits point to one of the four Data Registers. P0 is the POT selection; since the X9271 is single POT, the $\mathrm{P} 0=0$. The format is shown in Table 5.

## REGISTER BANK SELECTION (R1, R0, P1, P0)

There are 16 registers organized into four banks. Bank 0 is the default bank of registers. Only Bank 0 registers can be used for data register to Wiper Counter Register operations.

Banks 1, 2, and 3 are additional banks of registers (12 total) that can be used for SPI write and read operations. The data registers in Banks 1, 2, and 3 cannot be used for direct read/write operations between the Wiper Counter Register.

## Register Selection (DR0 to DR3) Table

| RB | RA | Register <br> Selection | Operations |
| :---: | :---: | :---: | :--- | \left\lvert\, | 0 | 0 | 0 |
| :---: | :---: | :--- |
| Data Register Read and Write; <br> Wiper Counter Register <br> Operations |  |  |
| 0 | 1 | 1 |
| Data Register Read and Write; <br> Wiper Counter Register <br> Operations |  |  |
| 1 | 0 | 2 |
| Data Register Read and Write; <br> Wiper Counter Register <br> Operations |  |  |
| 1 | 1 | 3 | | Data Register Read and Write; |
| :--- |
| Wiper Counter Register |
| Operations |\right.

Register Bank Selection (Bank 0 to Bank 3) Table

| P1 | P0 | Bank <br> Selection | Operations |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Data Register Read and Write; <br> Wiper Counter Register <br> Operations |
| 0 | 1 | 1 | Data Register Read and Write <br> Only |
| 1 | 0 | 2 | Data Register Read and Write <br> Only |
| 1 | 1 | 3 | Data Register Read and Write <br> Only |

Table 4. Identification Byte Format

| ID3 | ID2 | ID1 | ID0 | 0 | 0 | A 1 | A 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device Type <br> Identifier |  |  |  |  |  |  |  |
| (MSB) |  |  |  |  |  |  |  |

## Table 5. Instruction Byte Format



## DEVICE DESCRIPTION

## Instructions

Five of the eight instructions are three bytes in length. These instructions are:

- Read Wiper Counter Register - read the current wiper position of the potentiometer;
- Write Wiper Counter Register - change current wiper position of the potentiometer;
- Read Data Register - read the contents of the selected Data Register;
- Write Data Register - write a new value to the selected Data Register.
- Read Status - This command returns the contents of the WIP bit which indicates if the internal write cycle is in progress.
The basic sequence of the three byte instructions is illustrated in Figure 3. These three-byte instructions exchange data between the WCR and one of the Data Registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by tWRL. A transfer from the WCR (current wiper position), to a Data Register is a write to nonvolatile memory and takes a minimum of $t_{W R}$ to complete. The transfer can occur between one of the four potentiometers and one of its associated registers; or it may occur globally, where the transfer occurs between all potentiometers and one associated register. The Read Status Register instruction is the only unique format (See Figure 4).

Two instructions require a two-byte sequence to complete (Figure 2). These instructions transfer data between the host and the X9271; either between the host and one of the data registers or directly between the host and the Wiper Counter Register. These instructions are:

- XFR Data Register to Wiper Counter Register This transfers the contents of one specified Data Register to the associated Wiper Counter Register.
- XFR Wiper Counter Register to Data Register This transfers the contents of the specified Wiper Counter Register to the specified associated Data Register.
The final command is Increment/Decrement (Figure 5 and 6). It is different from the other commands, because it's length is indeterminate. Once the command is issued, the master can clock the selected wiper up and/or down in one resistor segment steps; thereby, providing a fine tuning capability to the host. For each SCK clock pulse ( $\mathrm{t}_{\mathrm{HIGH}}$ ) while SI is HIGH, the selected wiper will move one resistor segment towards the $R_{H}$ terminal. Similarly, for each SCK clock pulse while SI is LOW, the selected wiper will move one resistor segment towards the $R_{L}$ terminal.

See Instruction format for more details.

## Write in Process (WIP bit)

The contents of the Data Registers are saved to nonvolatile memory when the $\overline{\mathrm{CS}}$ pin goes from LOW to HIGH after a complete write sequence is received by the device. The progress of this internal write operation can be monitored by a Write In Process bit (WIP). The WIP bit is read with a Read Status command.

Figure 2. Two-Byte Instruction Sequence


Figure 3. Three-Byte Instruction Sequence (Write)


Figure 4. Three-Byte Instruction Sequence (Read)

| $\overline{\mathrm{CS}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $0 \longdiv { 1 } 0 \longdiv { 1 }$ |  |  |  | x | X | X | X | X | X | X | X |  |
|  | $\underbrace{\text { ID3 ID2 ID1 ID0 }}_{\text {Device ID }} 00$ | $\underbrace{\mathrm{A} 1 \mathrm{AO}}_{\begin{array}{c} \text { Internal } \\ \text { Address } \end{array}}$ | $\underbrace{\left.\begin{array}{llr}13 & 12 \quad 11 \quad 10\end{array}\right]}_{$ Instruction  <br>  Opcode $}$ | $\underbrace{\underbrace{2}}_{\begin{array}{c} \text { Register } \\ \text { Addaress } \end{array}}$ | P1 P0 $\square$ <br> Pot/Bank Address |  |  | on | Car |  |  |  |  |
| S0 | $\underbrace{\text { D5 D4 }}_{$ WCR[7:0] valid only when P1 $=\mathrm{P} 0$ <br>  or  <br>  D7 D6 $=0 \text {; }}$D3 D2 D1 D0Data Register Bit [7:0] for all values of P1 and P0 |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Figure 5. Increment/Decrement Instruction Sequence


Figure 6. Increment/Decrement Timing Limits


Table 6. Instruction Set

| Instruction | Instruction Set |  |  |  |  |  |  |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 13 | 12 | 11 | 10 | RB | RA | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ |  |
| Read Wiper Counter Register | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1/0 | Read the contents of the Wiper Counter Register |
| Write Wiper Counter Register | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1/0 | Write new value to the Wiper Counter Register |
| Read Data Register | 1 | 0 | 1 | 1 | 1/0 | 1/0 | 1/0 | 1/0 | Read the contents of the Data Register pointed to by P1 - P0 and RB - RA |
| Write Data Register | 1 | 1 | 0 | 0 | 1/0 | 1/0 | 1/0 | 1/0 | Write new value to the Data Register pointed to by P1 - P0 and RB - RA |
| XFR Data Register to Wiper Counter Register | 1 | 1 | 0 | 1 | 1/0 | 1/0 | 0 | 0 | Transfer the contents of the Data Register pointed to by RB - RA (Bank 0 only) to the Wiper Counter Register |
| XFR Wiper Counter Register to Data Register | 1 | 1 | 1 | 0 | 1/0 | 1/0 | 0 | 0 | Transfer the contents of the Wiper Counter Register to the Register pointed to by RB-RA (Bank 0 only) |
| Increment/Decrement Wiper Counter Register | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Enable Increment/decrement of the Wiper Counter Register |
| Read Status (WIP bit) | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | Read the status of the internal write cycle, by checking the WIP bit. |

Note: $\quad 1 / 0=$ data is one or zero

## INSTRUCTION FORMAT

## Read Wiper Counter Register (WCR)

|  | Device Type Identifier |  |  |  | Device <br> Addresses |  |  |  | Instruction Opcode |  |  |  | DR/Bank <br> Addresses |  |  |  | Wiper Position (Sent by X9271 on SO) |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Falling Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | W W <br> C C <br> R R <br> 7 6 | W $C$ $R$ 5 | W $C$ $R$ 4 | W | W $C$ $R$ 2 | W | W C $R$ 0 |  |

## Write Wiper Counter Register (WCR)



## Read Data Register (DR)

| $\overline{\mathrm{CS}}$ Falling | Device Type Identifier |  |  |  | Device Addresses |  |  |  | Instruction Opcode |  |  |  | DR/Bank Addresses |  |  | Data Byte(Sent by X9271 on SO) |  |  |  |  |  |  |  | $\overline{C S}$ <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 |  | 1 |  | 1 | 1 | RB | RA | P1 P0 | D7 | D 6 | D5 | D4 | D3 | D2 | D1 | 0 |  |

## Write Data Register (DR)



## Transfer Wiper Counter Register (WCR) to Data Register (DR)

| Falling | Device Type Identifier |  |  |  | Device <br> Addresses |  |  |  | Instruction Opcode |  |  |  | DR/Bank <br> Addresses |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge | HIGH-VOLTAGE WRITE CYCLE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 1 | 1 | 1 | 0 | RB | RA | 0 |  |  |  |

Transfer Data Register (DR) to Wiper Counter Register (WCR)

| CS <br> Falling | Device Type Identifier |  |  |  | Device Addresses |  |  |  | Instruction Opcode |  |  |  | DR/Bank <br> Addresses |  |  |  | CS <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 1 | 1 | 0 | 1 | RB | RA | 0 | 0 |  |

## Increment/Decrement Wiper Counter Register (WCR)



## Read Status Register (SR)

| Falling | Device Type Identifier |  |  |  | Device Addresses |  |  |  | Instruction Opcode |  |  |  | DR/Bank <br> Addresses |  |  |  | $\begin{gathered} \text { Data Byte } \\ \text { (Sent by X9271 on SO) } \end{gathered}$ |  |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 0 | 1 | 0 |  | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 |  | 0 | WIP |  |

Notes: (1) "A1 ~ A0": stands for the device addresses sent by the master.
(2) WCRx refers to wiper position data in the Wiper Counter Register
(2) "l": stands for the increment operation, SI held HIGH during active SCK phase (high).
(3) "D": stands for the decrement operation, SI held LOW during active SCK phase (high).
(4) "X:": Don't Care.

## ABSOLUTE MAXIMUM RATINGS



## RECOMMENDED OPERATING CONDITIONS

| Temp | Min. | Max. |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ | $+70^{\circ} \mathrm{C}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Device | Supply Voltage (V $\mathbf{C C})^{(4)}$ Limits |
| :---: | :---: |
| X 9271 | $5 \mathrm{~V} \pm 10 \%$ |
| $\mathrm{X} 9271-2.7$ | 2.7 V to 5.5 V |

ANALOG CHARACTERISTICS (Over recommended industrial operating conditions unless otherwise stated.)

| Symbol | Parameter | Limits |  |  |  | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Units |  |
| $\mathrm{R}_{\text {TOTAL }}$ | End to End Resistance |  | 100 |  | $\mathrm{k} \Omega$ | T version |
| $\mathrm{R}_{\text {TOTAL }}$ | End to End Resistance |  | 50 |  | $\mathrm{k} \Omega$ | U version |
|  | End to End Resistance Tolerance |  |  | $\pm 20$ | \% |  |
|  | Power Rating |  |  | 50 | mW | $25^{\circ} \mathrm{C}$, each pot |
| IW | Wiper Current |  |  | $\pm 3$ | mA |  |
| $\mathrm{R}_{\mathrm{W}}$ | Wiper Resistance |  |  | 300 | $\Omega$ | $\mathrm{I}_{\mathrm{W}}= \pm 3 \mathrm{~mA} @ \mathrm{~V}_{\mathrm{CC}}=3 \mathrm{~V}$ |
| $\mathrm{R}_{\mathrm{W}}$ | Wiper Resistance |  |  | 150 | $\Omega$ | $\mathrm{I}_{\mathrm{W}}= \pm 3 \mathrm{~mA} @ \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| $\mathrm{V}_{\text {TERM }}$ | Voltage on any $\mathrm{R}_{\mathrm{H}}$ or $\mathrm{R}_{\mathrm{L}}$ Pin | $\mathrm{V}_{\text {SS }}$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V | $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ |
|  | Noise |  | -120 |  | $\mathrm{dBV} / \sqrt{\mathrm{Hz}}$ | Ref: 1V |
|  | Resolution |  | 0.4 |  | \% |  |
|  | Absolute Linearity ${ }^{(1)}$ |  |  | $\pm 1$ | $\mathrm{MI}{ }^{(3)}$ | $\mathrm{R}_{\mathrm{W}(\mathrm{n})(\text { actual ) }}-\mathrm{R}_{\mathrm{w}(\mathrm{n}) \text { (expected) }}{ }^{(5)}$ |
|  | Relative Linearity ${ }^{(2)}$ |  |  | $\pm 0.2$ | $\mathrm{MI}^{(3)}$ | $\mathrm{R}_{\mathrm{W}(\mathrm{n}+1)}-\left[\mathrm{R}_{\mathrm{w}(\mathrm{n})+\mathrm{MI}]^{(5)}}\right.$ |
|  | Temperature Coefficient of RTOTAL |  | $\pm 300$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |  |
|  | Ratiometric Temp. Coefficient |  |  | 20 | ppm/ ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{C}_{\mathrm{H}} / \mathrm{C}_{\mathrm{L}} / \mathrm{C}_{\mathrm{W}}$ | Potentiometer Capacitancies |  | 10/10/25 |  | pF | See Macro model |

Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.
(2) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.
(3) $\mathrm{MI}=\mathrm{RTOT} / 255$ or $\left(\mathrm{R}_{\mathrm{H}}-\mathrm{R}_{\mathrm{L}}\right) / 255$, single pot
(4) During power-up $\mathrm{V}_{\mathrm{CC}}>\mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{L}}$, and $\mathrm{V}_{\mathrm{W}}$.
(5) $n=0,1,2, \ldots, 255 ; m=0,1,2, \ldots ., 254$.
D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

| Symbol | Parameter |  |  |  | Limits |  |  |  | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :--- | :---: | :---: |

## ENDURANCE AND DATA RETENTION

| Parameter | Min. | Units |
| :---: | :---: | :---: |
| Minimum endurance | 100,000 | Data changes per bit per register |
| Data retention | 100 | years |

## CAPACITANCE

| Symbol | Test | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN/OUT }}{ }^{(6)}$ | Input / Output capacitance (SI) | 8 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{OUT}^{(6)}}$ | Output capacitance $(\mathrm{SO})$ | 8 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{IN}}{ }^{(6)}$ | Input capacitance $(\mathrm{AO}, \overline{\mathrm{CS}}, \overline{\mathrm{WP}}, \overline{\mathrm{HOLD}}$, and <br> SCK) | 6 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |

## POWER-UP TIMING

| Symbol | Parameter | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{r}} \mathrm{V}_{\mathrm{CC}}{ }^{(6)}$ | $\mathrm{V}_{\mathrm{CC}}$ Power-up rate | 0.2 | 50 | $\mathrm{~V} / \mathrm{ms}$ |
| $\mathrm{t}_{\text {PUR }}{ }^{(7)}$ | Power-up to initiation of read operation |  | 1 | ms |
| tPuW $^{(7)}$ | Power-up to initiation of write operation |  | 50 | ms |

## A.C. TEST CONDITIONS

| Input Pulse Levels | $\mathrm{V}_{\mathrm{CC}} \times 0.1$ to $\mathrm{V}_{\mathrm{CC}} \times 0.9$ |
| :--- | :---: |
| Input rise and fall times | 10 ns |
| Input and output timing level | $\mathrm{V}_{\mathrm{CC}} \times 0.5$ |

Notes: (6) This parameter is not $100 \%$ tested
(7) $t_{\text {PUR }}$ and tpuw are the delays required from the time the (last) power supply $\left(\mathrm{V}_{\mathrm{CC}}{ }^{-}\right)$is stable until the specific instruction can be issued. These parameters are periodically sampled and not $100 \%$ tested.

## EQUIVALENT A.C. LOAD CIRCUIT



## AC TIMING

| Symbol | Parameter | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| fsck | SSI/SPI clock frequency |  | 2.5 | MHz |
| ${ }_{\text {t }}$ ¢ Cl | SSI/SPI clock cycle time | 500 |  | ns |
| twh | SSI/SPI clock high time | 200 |  | ns |
| twL | SSI/SPI clock low time | 200 |  | ns |
| tLEAD | Lead time | 250 |  | ns |
| tlag | Lag time | 250 |  | ns |
| tsu | SI, SCK, $\overline{\mathrm{HOLD}}$ and $\overline{\mathrm{CS}}$ input setup time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | SI, SCK, $\overline{\text { HOLD }}$ and $\overline{C S}$ input hold time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{RI}}$ | SI, SCK, HOLD and CS input rise time |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{FI}}$ | SI, SCK, HOLD and CS input fall time |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {DIS }}$ | SO output disable time | 0 | 250 | ns |
| tv | SO output valid time |  | 200 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | SO output hold time | 0 |  | ns |
| tro | SO output rise time |  | 100 | ns |
| $\mathrm{t}_{\text {FO }}$ | SO output fall time |  | 100 | ns |
| thold | $\overline{\text { HOLD }}$ time | 400 |  | ns |
| $\mathrm{t}_{\mathrm{HSU}}$ | HOLD setup time | 100 |  | ns |
| $\mathrm{t}_{\mathrm{HH}}$ | HOLD hold time | 100 |  | ns |
| $\mathrm{t}_{\mathrm{HZ}}$ | HOLD low to output in high Z |  | 100 | ns |
| tLZ | HOLD high to output in low Z |  | 100 | ns |
| $\mathrm{T}_{1}$ | Noise suppression time constant at SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\mathrm{CS}}$ inputs |  | 10 | ns |
| $\mathrm{t}_{\mathrm{c}}$ | $\overline{\text { CS }}$ deselect time | 2 |  | $\mu \mathrm{s}$ |
| twPASU | $\overline{\mathrm{WP}}$, A0 setup time | 0 |  | ns |
| twPAH | $\overline{\mathrm{WP}}$, A0 hold time | 0 |  | ns |

HIGH-VOLTAGE WRITE CYCLE TIMING

| Symbol | Parameter | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| tWR | High-voltage write cycle time (store instructions) | 5 | 10 | ms |

## XDCP TIMING

| Symbol | Parameter | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| t $_{\text {WRPO }}$ | Wiper response time after the third (last) power supply is stable | 5 | 10 | $\mu \mathrm{~s}$ |
| t $_{\text {WRL }}$ | Wiper response time after instruction issued (all load instructions) | 5 | 10 | $\mu \mathrm{~s}$ |

## SYMBOL TABLE

| WAVEFORM | INPUTS | OUTPUTS |
| :--- | :--- | :--- | :--- |
|  | Must be <br> steady | Will be <br> steady |
| May change |  |  |
| from Low to |  |  |
| High |  |  | | Will change |
| :--- |
| from Low to |
| May change |
| from High to |
| Low |$\quad$| Will change |
| :--- |
| from High to |
| Low |

TIMING DIAGRAMS
Input Timing


Output Timing


## Hold Timing



## XDCP Timing (for All Load Instructions)



## Write Protect and Device Address Pins Timing



## APPLICATIONS INFORMATION

## Basic Configurations of Electronic Potentiometers



Three terminal Potentiometer; Variable voltage divider


Two terminal Variable Resistor; Variable current


## Comparator with Hysterisis


$\mathrm{V}_{\mathrm{UL}}=\left\{\mathrm{R}_{1} /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)\right\} \mathrm{V}_{\mathrm{O}}($ max $)$
$R L_{L}=\left\{R_{1} /\left(R_{1}+R_{2}\right)\right\} V_{O}($ min $)$

## Application Circuits (continued)



Inverting Amplifier


$$
\begin{aligned}
& V_{O}=G V_{S} \\
& G=-R_{2} / R_{1}
\end{aligned}
$$

Filter

$\mathrm{G}_{\mathrm{O}}=1+\mathrm{R}_{2} / \mathrm{R}_{1}$ fc $=1 /(2 \pi R C)$

Equivalent L-R Circuit


Function Generator

frequency $\propto R_{1}, R_{2}, C$ amplitude $\propto R_{A}, R_{B}$

## PACKAGING INFORMATION

## 14-LEAD PLASTIC, TSSOP, PACKAGE TYPE V



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

